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ABSTRACT ‘This paper presents a linear, four- 
quadrants, electrically-programmable, one-transistor 
synapse strateg), applicable to the implementation of 
general mas& ely-parallel analog processors in 
CMOS technology. It is specially suited for transla- 
tionally-invariant processing arrays with local con- 
nectivity, and results in a significant reduction in area 
occupation and power dissipation of the basic pro- 
cessing units. This allows higher integration densities 
and therefore, permits the integration of larger arrays 
on a single chip. 
1. Introduction 
The electronic: implementation of artificial neural 
systems is one of the few fields in which analog VLSI 
has resisted the continuous expansion of digital pro- 
cessing techniques, and is expected to remain doing 
so in the future [ 13. Massively-parallel analog array 
processors can 3e considered as a subset of artificial 
neural systems, their specific characteristics being a 
regular spatial distributions of the elementary pro- 
cessing units (or cells), and a connectivity limited to 
nearby cells in the array. Cellular neural networks [2] 
are a typical example of this class of systems. 
The local connectivity and regularity, as well as the 
generally simple processing function performed by 
the cells, facilitates their compact and efficient mono- 
lithic implementation. This, together with the high 
computation cal~ability derived from their highly-par- 
allel architecture forecasts a wide range of potential 
applications. 
One of the most promising application fields is the 
preprocessing front-end of real-time perception sys- 
tems, for instance artificial vision [3], [4], [51. Their 
role is usually to extract a reduced set of key charac- 
teristics from the large set of input data, and to trans- 
mit them to higher level processors in the perceptionl 
decision chain which would be unable to manage the 
raw input data j n real time. 
Most spatio-temporal linear or nonlinear functions 
with moderate accuracy requirements can generally 
be realized by these electronic systems, including 
motion detection and estimation [6], “center of grav- 
ity” calculation, segmentation, etc. [7].  Furthermore, 
the high processing speed resulting from parallelism 
permits the use of moderate or even large sequential 
processing apFllications combining different spatio- 
temporal filters, if the electronic implementations are 
programmable [8]. This opens a huge range of more 
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complex applications, some examples of which are 
object classifications according to size, orientation. or 
texture, object-counting, and character recognition 
The most important trend in the electronic imple- 
mentation of these class of systems is the maximiza- 
tion of the number of elementary processing units that 
can be placed in a single chip. This must be combined 
with the achievement of an acceptable accuracy for 
the system parameters. The first trend imposes strong 
commitment in the design of the cell circuitry: area- 
efficiency. A second but also important objective is 
power-economy. Unfortunately, in analog processing 
circuits, area and power consumption of individual 
devices are directly related to accuracy [9]. Therefore, 
the selection of a circuit strategy as simple as possible 
for the prescribed processing function is crucial. 
This paper proposes a one-transistor, four-quad- 
rants, electrically-programmable, linear synapse for 
the implementation of massively-parallel analog- 
array processors in CMOS technologies. The pro- 
posal is easily extensible to general artificial neural 
networks. 
2. Analog-Array-Processors Elementary Units 
Each processing unit (or cell) in a massively-paral- 
le1 analog-array processor can be characterized by an 
interconnection pattern and by an specific processing 
function. These characteristics are often considered 
invariant from cell to cell, resulting in an additional 
simplification of the electronic implementation. This 
property, commonly referred to as spatial invariance 
or uniformity, will be assumed without loss of gener- 
ality. 
A common characteristic of massively-parallel ana- 
log processing algorithms is the local computation 
(within each cell c )  of a weighted aggregation of con- 
tributions from the cells in its neighborhood, 
[71. 
N 
y ,  = C A . .  1 1  . (1 1 
The aggregated signal yc is then used as input to a 
processing-block which realizes some specific func- 
tion, and generates an output xc representative of the 
cell state. In turn, this output constitutes the 
(unscaled) contribution of the cell to its neighbors. 
This general cell architecture is illustrated in Fig. 1. 
The output x, of each neighbor is weighted by a coef- 
i =  I 
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ficient Ai, which is independent of the particular 
receptor cell c under the assumed spatial uniformity. 
Except for specific purpose systems it is generally 
required that the scaling coefficients (or weights) Ai 
be electrically programmable, for versatility reasons. 
At a system level, the required number of signal- 
scaling circuit-blocks (or synapses) can be computed 
as N times the number of cells. The associated area 
and power consumption, as well as the obvious 
effects of the synapse accuracy on the overall perfor- 
mance of the system, renders the selection of the syn- 
apse circuitry a crucial issue in the design of 
integrated analog array processors. 
3. Electrically-Programmable Synapses 
Electrically programmable synapses must be driven 
by the input signal xi, and by a weight signal wi used 
to program the scaling coefficient Ai. Under the 
assumed spatial uniformity, only N different weight 
values will coexist throughout the array. Therefore, a 
reduced number (N) of global nodes (common to all 
cells in the network) satisfy the programming-related 
routing requirements of the array, if the programming 
signals wi are codified as voltages. Since every cell 
output x, is transmitted to N synapses located within 
its N neighboring cells, it is also appropriate that syn- 
apse input signals xi be codified as voltages. Finally, 
because scaled signals must be added at the input of 
each cell's processing block, it is convenient that syn- 
apse output signals Ajxi be given in current form, 
eliminating the need of a dedicated summing circuit. 
Although the required functionality of a program- 
mable analog synapse may suggest the use of linear 
analog multipliers, there are some specific circum- 
stances common to almost every analog-array pro- 
cessing algorithm which expand the set of selectable 
circuit blocks. 
First note that while the synapses output current is 
expected to be linear with the input signal xi ,  it is not 
required to be linear with the weight signal wi, whose 
function is simply to allow weight variations in some 
prescribed range. Therefore, function Ai(wi) may be 
nonlinear in general. 
Second, in almost every analog-array processing 
algorithm, the weight values are invariant during pro- 
cessing. Therefore, the dynamic response with 
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Fig. 1: General architecture of an analog-processing-array ele- 
mentary processing unit (cell). 
respect to the weight signal is of little concern and, 
more important, after setting the weight values, any 
error or deviation from the ideal behavior indepen- 
dent of the input signal xi (but in general dependent on 
wi) may be cancelled using autozeroing, before per- 
forming the processing function. 
This is a good practice in general because the offset 
of the aggregated signal is given by the addition of the 
output-current offset of the N synapses driving each 
cell. Indeed, this is often the dominant error source of 
this class of systems. 
In the last years, synapse circuits based on MOS 
transistors operating in their ohmic region have been 
employed by several authors [lo], [ l l ] .  The choice is 
based on a combined estimation of several perfor- 
mance figures (including area occupation, accuracy, 
linearity, programming weight range, signal-range, 
and power efficiency) which predicts important 
advantages as compared to other classes of synapse 
circuits based on the quadratic law of MOS transistors 
in saturation, or the exponential law of bipolar transis- 
tors and MOS transistors in weak inversion. 
Regardless the family, practically all synapse cir- 
cuits employ differential or fully differential architec- 
tures to achieve four-quadrants behavior and also for 
linearity reasons. Typical examples include those syn- 
apses based on differential pairs, like the Gilbert mul- 
tiplier [ 121, and also the synapses employed in [ 101 
and [I l l .  In addition to the larger complexity of the 
synapse, this usually forces the use of differential or 
fully differential architectures in the processing block 
as well, thus resulting in a substantial increase in area 
occupation. 
In the following section we propose a one-transis- 
tor, four-quadrants, electrically-programmable syn- 
apse circuit with single-ended architecture. 
4. A One-Transistor Synapse Circuit 
The DC current of an MOS transistor operating in 
its strong-inversion ohmic region can be described by 




p = p c  - 
&DS "os 
(3) 
and every symbols has its well established meaning in 
MOS literature. 
Eq. (2) predicts an incrementally linear relation 
between I, and V G s ,  and an approximately linear 
dependence with VDs for VDs (( 2 [ V,, - V d V s B ) ]  . 
These considerations have been widely exploited for 
many applications, including MOS implementations 
of active RC filters [13], analog multipliers for RF 
communication circuits [ 141 and also synapse circuits 
for massively-parallel analog processing systems 
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[lo], [ 111 using differential architectures. 
The use of a :;ingle transistor to implement an elec- 
trically programmable synapse with signaIs repre- 
sented by sing1 e-ended voltages requires that one of 
the diffusion terminals be set to a fixed voltage level. 
The gate and the other diffusion terminals can then be 
employed as input points, while the output is obtained 
from the current flowing out of the fixed-voltage dif- 
fusion terminal. This is conceptually illustrated in 
Fig. 2 in which a nullator and a DC voltage source 
represent the ideally null-impedance input terminal of 
the processing block in Fig. 1. Such a virtual-refer- 
ence level is required because the output impedance 
of the synapse is low due to its operation in the ohmic 
region. The input impedance at the diffusion input is 
also low, while that at the gate input is high. Two 
alternatives can then be considered: using the gate ter- 
minal for x, and the diffusion terminal for w,, or the 
other way around. This has implications on the out- 
put-impedance requirements for either the cell pro- 
cessing-block or the voltage sources driving the 
analog-weight control bus, but the major decision fac- 
tor is related to linearity. 
Equation (2) is valid only for VDs 2 0 and therefore, 
the use of the notation introduced in Fig. 2 requires an 
independent consideration of the two possible cases 
VA 2 V L  and V ,  5 V L  . Still, simple analysis results in 
the following combined expression for Z, valid in 
either of the two cases, 
with 
(6) 
‘To+Y + / w B - J B  
‘TofY + / w B - . &  
-.={ [ 
Note that the second summand in ( 5 )  is independent 
of V ,  and that the first summand is linear with V ,  . 
Since we need a linear behavior with respect to one of 
the inputs (x , )  and we can eliminate any systematic 
offset in a pre\ ious step, it seems straight forward that 
we can chose .cl = V ,  and W ,  VA , as shown in Fig. 2. 
There I S  still another issue related to the obtention of 
a four-quadrants behavior. While the two possibilities 
vA 2 V L  and \ / A  5 vL provide double sign capability 
for the weighl, VG must always be positive. There- 
fore we must select a sufficiently high reference level 
on the pate voltage to act as the zero level for x,. Let 
us define: 
(7) vx = v, + vxo 3 v, = vx - Vxo = x n  
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Fig. 2: One trarisistor synapse concept. 
and in the same manner, referring the weight voltage 
to VL , this is, selecting Vwo = VL , we have 
(8) 
Using this new notation, equations ( 5 )  and (6) can 
v, = v, + VL* v, = v,- vL= wn 
be rewritten respectively as: 
I ,  = p v w v x + p v w  ( -  Vxo-VT-VL- - -W “ 1  2 (9) 
v r =  { “ T O + Y ( + . / m - & ]  ;‘wkO (1 0) 
v T o + Y ( + . / G T % - & )  ;vw5o 
where both V,  and V ,  can be either positive or neg- 
ative and still, the first summand in (9) is linear with 
V, and the second one is independent of V,. We 
define the weight and the output offset of the synapse, 
respectively, as 
GWw)  = PV, (11) 
IO(VW) = G(VW,( vxo- QT- v L - Y )  2 (1 2) 
This allows (9) to be written in the following form 
IN(Vw. Vx)  = GCVw)Vx + fo(Vw) (1 3) 
Let us now assume that we can eliminate the term 
lo(V,), Then, we can define 
I N = I n + I ~ ~ I n  = I N - I o = A L ~ ;  (14) 
’,(VW, VJ = G(Vw)Vx 
and rewrite (1 3) as 
(1 5) 
which is the equation of four-quadrants, electrically- 
programmable, linear analog synapse. This relies 
only on the separated dependencies shown in (13), 
and not on the specific forms of G(Vw) and Io (Vw) ,  a 
fact that will become relevant for the consideration of 
second order effects in a latter section 
5. Cell and Control Circuitry 
In order to preserve the high area efficiency pro- 
vided by the one-transistor synapses, the circuitry 
employed within each cell for the elimination of the N 
second summands (one per synapse) should be as 
simple as possible. 
Under the assumed spatial invariance of the weight 
signals, common to most analogarray processing 
systems, the sum of the N summands to be eliminated 
in each cell is also spatially invariant. Therefore, we 
can reproduce its value in a small circuitry, shared by 
all the cells in the network and placed at the periphery 
of the celI array, and substract it at the input nodes of 
each cell processing block, by means of simple cur- 
rent mirrors. Only the output branch of the current 
mirror must be located within the cell, the input 
branch being shared also by all the cells in the net- 
work with the help of one single global node: the gate 
voltage of the multi-output current mirror. 
Fig. 3 illustrates the required Circuitry. The top part 
of the figures describes de cell circuitry, identical to 
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Fig. 1 using one-transistor synapses, and only one 
additional transistor (circled) for the substraction of 
the N second summands in (13). The lower part of the 
figure describes the circuitry required at the periphery 
of the cell array and shared by the whole network. 
This circuitry relies on the use of matched current- 
conveyors [ 121 at the peripheral circuitry and at the 
input node of the cells processing-block. Their elec- 
tronic implementation can be shown to be highly effi- 
cient in terms of area and power consumption [ll]. 
It might be argued that large-distance mismatch 
effects could result in cancellation errors of the inde- 
pendent terms. However, as mentioned earlier, it is 
generally convenient to employ autozeroing tech- 
niques. Such autozeroing, which can be easily imple- 
mented with area-efficient current memories [ 151 in 
the cases considered (current-output synapses), 
would eliminate the cancellation error as well. 
Indeed, the use of autozeroing may render unneces- 
sary the proposed substraction circuitry, since it could 
be used to eliminate the complete sum of independent 
terms rather than their remaining error. Although 
combining high-signal-ranges and high-absolute- 
accuracy is often difficult; the recently proposed class 
of S21 current memories [ 161 may provide a good 
solution. 
6. Operation Limits and Second Order Effects 
One fundamental limitation to the operation range 
of the proposed synapse is imposed by the ohmic 
region limits of the MOS transistor, which can be 
approximated by 
Substitution of the previously employed notation in 
this equation yields the following lower limit for the 
gate voltage 
V L  + VT(VW) : v,  5 V L  
: v, 2 V L  (17) Vx' { v,  + VJV,) 
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Fig. 3: Cell (top) and peripheral (bottom) circuitry employed 
for independent-terms substraction. 
the proposed synapse, on the basis of the first order 
model considered. It can be shown that there is only 
one second order effect, mobility degradation, which 
represents a relevant deviation from the functional 
dependence expressed in (13). Other second order 
effects affect only to the precise form of G(Vw)  and 
Io(Vw) which is irrelevant for our discussion. 
Mobility degradation models predict a reduction in 
the effective carriers mobility (pin equation (3)) with 
transversal (normal to channel surface) electric field, 
something that affects our present discussion because 
the transversal electric field depends on the gate volt- 
age and thus, the first summand will not be linear with 
V, . Although the widely accepted simple model for 
mobility degradation [ 171. 
predicts a continuous reduction of the effective 
mobility starting just above VGs = V,(V,,), the fact 
is that in most technologies, there is an appreciable 
( -2 .0~)  V,, range above VT(VSB) within which 
mobility reduction is negligible. Furthermore, some 
higher level models accounting for mobility degrada- 
tion employ a specific parameter to define a field 
threshold below which no mobility degradation 
occurs (UCRZT in SPICE level 2 [ 181). Regardless the 
continuous or thresholded modeling of mobility deg- 
radation, we can always define a maximum effective 
gate voltage 
(1 9) 
below which any reasonable linearity requirements 
are satisfied. The operation of the synapse must be 
restricted to this range. 
Performing the appropriate substitutions in (1  9) 
yields the following upper limit for the gate voltage, 
' G E M A X  = [ vcs - v7(vSB)1 M A X  
The selection of V ,  and Vx0 must be made based on 
the limits imposed by (17) and (20). In turn, this will 
result in an upper limit for the allowed signal ranges 
of Vw and V, . Equation (17) can be rewritten as, 
v, + Vxo t Vw + v, + V7jVL) 
v, + Vxo 2 V L  + VT(VW + V L )  
:vw 2 0 
:vu 5 0 (2' ) 
Let us denote the signal ranges of Vw and V, by 
Iv,I 5 vwma, and /vxI I v, , respectively. In the 
above equation, the worst-case limit for Vx0 is given 
by the first inequality when Vu = Vw,, and 
(22) 
Regarding V L  , its value must be sufficiently high to 
provide room for the minimum Vu value and also for 
some possible loss of voltage range due to the limited 
v =-v xmax, which yields, 
v*o 2 VL + VAVLL) + v,,,, + v,,, 
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output swing of the circuits generating the analog 
weight control signals, which we denote as VWmn. 
This is, 
(23) 
Because an upper limit for the voltage ranges exist 
due to mobilitj degradation, and also because we are 
interested in maximizing the signal ranges and/or 
allowing a reduced power supply operation, we will 
select the mininum allowed value for VL . Substitut- 
ing VL = V, + VWmn in (22) results in a minimum 
value for Vxo, 
"10' "wmin+ "T('wmlx+ ' ~ m l n ) + ~ ' w m a x +  "max (24) 
Again, we select Vxa as its minimum allowed value. 
The resulting maximum value for Vx is then given by 
vx,,,, = vxo+ v,,, , this is, 
" X m a  = "Wmm+ "T('&ma + "Wmin)+2Vwmax+2"xm~x (25) 
and the worst case mobility degradation limit will be 
imposed by the first inequality in (20), when V is 
minimum, this is, V, = V L -  V, = V W m l n ,  which 
yields, 
"L 2 Vwm, + VNmm 
Y 
For moderate linearity requirements, the right hand 
side of the above equation takes values in the range of 
one volt for typical CMOS technologies, which for 
of about one volt for both V, and V, . 
Fig. 4 illustrates the above discussion and shows the 
voltage distribution selected for a particular technol- 
ogy: a standard n-well, 0.8pm CMOS process avail- 
able through EUROPRACTICE. With small changes, 
these values should be valid for most typical CMOS 
technologies. Note that the minimum power supply 
level should be, at least slightly above Vxm, = 3 . 4 ~  
to prevent the possible loss of voltage range due to the 
limited output swing of the processing block. Still, an 
optimization o' the output swing of both the analog 
weight control drivers and the output stage of the pro- 
cessing block should allow the operation of the pro- 
posed synapse with power supply levels in the range 
of 3.3v, with similar signal swings for V, and Vw . 
Fig. 5 providzs an additional insight into the selec- 
tion of vL and Vxo values and the associated signal 
ranges. It shows the allowed operation region, delim- 
V, - V,, provides a peak-to-peak signal range 
v = 3 v  0 V L Z I V  10 
I -1 I I *  m 
"Wl"l" t V ,  "+VL) 2 V, 
=O 6 b  = 0 8 v  = I  2v =O 8v 
- 
" G E M ~ +  "+"Wmin) 
X2.8" 
Fig. 4: Voltage range distribution for synapse operation. 
ited by (17) and (20) in the Vx. V, plane, within 
which a squared range (under the assumption 
around ( VL, Vxo) , must be defined. The graphs corre- 
spond to VL = lv and the specific parameters of the 
technology being employed. Note that although 
apparently, an appreciable increase in signal ranges 
could be obtained by increasing the values of VL and 
Vxo, this is not true in general because the limits 
imposed by (17) and (20) will also shift with VL . In 
view of (27), the increase would be small. On the 
other hand, it would require a larger power supply. 
7. Results 
In this section we will illustrate the behavior of the 
proposed synapse in a specific n-well, 0.8pm CMOS 
technology available through EUROPRACTICE. 
Fig. 6 contains HSPICE level 2 simulated transfer 
characteristics of the proposed synapse. Transistors 
sizes are W = 6pm and L = 24pm. These geometries 
correspond to reasonable sizes in a practical applica- 
tion, in which a low aspect ratio serves to the pur- 
poses of having reasonable current levels through the 
analog weight-control lines, as well as moderate 
power dissipation in the chip. Large channel areas 
(relative to technology resolution) are required for 
matching considerations [9]. Still, low resolution 
technologies are highly convenient for matching con- 
siderations and also because most of the cell area is 
usually dedicated to contacts, routing, and active 
region separations. 
Fig. 6a reflects the total transistor current ZN versus 
the total gate voltage V,, for different values of the 
weight signal voltage V,,, . The value of VL is 1 .Ov . 
Values of V, , relative to VL , range from - 0 . 4 ~  (lower 
trace) to + 0 . 4 ~  (upper trace) in 50mv increments. The 
mobility degradation effects are clearly visible at the 
right side, while those related to the pinch-off region 
can be observed at left side, specially for positive val- 
ues of V, . The region around Vx0 = 3.01, reflects the 
behavior predicted by (13). Fig. 6b shows the result 
V,, - V,,, ) for signals V, and V, , centered 
"xc 
1.5  
0 "L "IV 
Fig. 5: Signal ranges delimited by ohmic region and mobility 
degradation limits. 
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obtained after substracting the independent term 
Io( V,) , by means of the circuitry described in Fig. 3. 
Wort-case ( V ,  = 0 . 4 ~ )  total harmonic distortion 
(THD) is below 0.05% at 1Hz and 0.7% at 1MHz. 
Similar results are obtained from the p-channel ver- 
sion of the circuitry. 
8. Conclusions 
This paper has proposed and discussed an electri- 
cally programmable, one-transistor, four-quadrants 
linear synapse strategy for massively-parallel analog 
array processing systems, based on MOS operation in 
the triode region. Signal ranges for both the input and 
the weight signal are in the range of lvpp, and total 
harmonic distortion is below 0.7% at 1MHz. Opera- 
tion from reduced power supplies of about 3 . 3 ~  seems 
feasible. The proposed synapse circuit results in a 
substantial reduction in area and power consumption 
of the basic cell, as compared to traditionally 
employed synapses based on differential or fully-dif- 
ferential architectures. This allows the realization of 
array processors with a larger number of units in the 
same chip. 
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Fig. 6:  HSPICE level-2 simulations of the proposed synapse: 
a) Current I ,  in Fig. 2 versus gate voltage V,  for dif- 
ferent values of V,. b) Current I ,  = I N  - I,, obtained 
using the circuitry described in Fig. 3. 
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